-
Notifications
You must be signed in to change notification settings - Fork 5
/
Copy pathcpu.gtkw
114 lines (114 loc) · 2.05 KB
/
cpu.gtkw
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
[*]
[*] GTKWave Analyzer v3.3.108 (w)1999-2020 BSI
[*] Sun Feb 14 10:32:48 2021
[*]
[dumpfile] "/home/oguz286/Projects/FPGA/nmigen/misato/cpu.vcd"
[dumpfile_mtime] "Sun Feb 14 10:32:21 2021"
[dumpfile_size] 33469
[savefile] "/home/oguz286/Projects/FPGA/nmigen/misato/cpu.gtkw"
[timestart] 0
[size] 1920 1054
[pos] -1 -1
*-21.251596 8860000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] top.
[treeopen] top.cpu.
[sst_width] 40
[signals_width] 319
[sst_expanded] 0
[sst_vpaned_height] 298
@28
[color] 2
top.cpu.clk
@22
top.cpu.imem__adr[31:0]
top.cpu.imem__dat_r[31:0]
@28
top.cpu.imem__cyc
top.cpu.imem__stb
top.imem__ack
@4022
[color] 1
^>1 /home/oguz286/Projects/FPGA/nmigen/misato/riscv-filter.py
top.cpu.insn[31:0]
@22
[color] 3
top.cpu.pc[31:0]
[color] 7
top.cpu.pc_next[31:0]
@28
top.cpu.bubble_next
top.cpu.bubble_d
top.cpu.bubble_x
top.cpu.bubble_wb
@22
top.cpu.imm[31:0]
@28
top.cpu.funct3
top.cpu.j_type_d_x
top.cpu.format
top.cpu.format_x
top.cpu.format_wb
[color] 2
top.cpu.branch_x
[color] 1
top.cpu.trap
@22
top.cpu.rs1_value_RAW[31:0]
top.cpu.rs1_value_d[31:0]
top.cpu.rs2_value_RAW[31:0]
top.cpu.rs2_value_d[31:0]
@200
-DECODER
@28
top.cpu.decoder.opcode
top.cpu.decoder.r_type
top.cpu.decoder.i_type
@29
top.cpu.decoder.s_type
@28
top.cpu.decoder.u_type
top.cpu.decoder.b_type
top.cpu.decoder.j_type
top.cpu.decoder.u_instr
@24
top.cpu.decoder.rs1[4:0]
top.cpu.decoder.rs2[4:0]
top.cpu.decoder.rd[4:0]
@200
-===== ALU =====
@22
top.cpu.alu.in1[31:0]
top.cpu.alu.in2[31:0]
top.cpu.alu.out[31:0]
@200
-===== BRANCH =====
@28
top.cpu.branch.br_insn
@22
top.cpu.branch.in1[31:0]
top.cpu.branch.in2[31:0]
@28
top.cpu.branch.take_branch
@200
-====== REGS ======
@22
top.cpu.wp.memory(0)[31:0]
@24
top.cpu.wp.memory(1)[31:0]
@22
top.cpu.wp.memory(2)[31:0]
@24
top.cpu.rp1.memory(3)[31:0]
@22
top.cpu.rp1.memory(4)[31:0]
top.cpu.rp1.memory(5)[31:0]
@28
top.cpu.wp.regfile_w_en
@24
top.cpu.wp.regfile_w_addr[4:0]
@22
top.cpu.wp.regfile_w_data[31:0]
top.cpu.rp1.regfile_r_addr[4:0]
top.cpu.rp2.regfile_r_addr[4:0]
[pattern_trace] 1
[pattern_trace] 0