forked from Xiaoyang-Lu/ChampSim_CAMAT
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathtest10mil.txt
1088 lines (1022 loc) · 30.3 KB
/
test10mil.txt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
*************************************************
ChampSim Multicore Out-of-Order Simulator
Last compiled: Mar 20 2022 18:18:42
*************************************************
DRAM access latency: 170
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 2400 MT/s
DRAM_DBUS_RETURN_TIME: 13
trace_0 ./traces/437.leslie3d-265B.champsimtrace.xz
trace_1 ./traces/429.mcf-22B.champsimtrace.xz
trace_2 ./traces/436.cactusADM-1804B.champsimtrace.xz
trace_3 ./traces/403.gcc-17B.champsimtrace.xz
warmup_instructions 100000
simulation_instructions 1000000
champsim_seed 830
num_cpus 4
cpu_freq 4000
dram_io_freq 2400
page_size 4096
block_size 64
max_read_per_cycle 20
max_fill_per_cycle 20
dram_channels 1
dram_ranks 1
dram_banks 8
dram_rows 65536
dram_columns 128
dram_row_size 8
dram_size 4096
dram_pages 1048576
fetch_width 20
decode_width 20
exec_width 20
lq_width 20
sq_width 20
retire_width 20
scheduler_size 128
branch_mispredict_penalty 20
rob_size 256
lq_size 72
sq_size 56
num_instr_destinations_sparc 4
num_instr_destinations 2
num_instr_sources 4
itlb_set 16
itlb_way 8
itlb_rq_size 16
itlb_wq_size 16
itlb_pq_size 0
itlb_mshr_size 8
itlb_latency 1
dtlb_set 16
dtlb_way 4
dtlb_rq_size 16
dtlb_wq_size 16
dtlb_pq_size 0
dtlb_mshr_size 8
dtlb_latency 1
stlb_set 128
stlb_way 12
stlb_rq_size 32
stlb_wq_size 32
stlb_pq_size 0
stlb_mshr_size 16
stlb_latency 8
l1i_size 32
l1i_set 64
l1i_way 8
l1i_rq_size 64
l1i_wq_size 64
l1i_pq_size 8
l1i_mshr_size 8
l1i_latency 1
l1d_size 32
l1d_set 64
l1d_way 8
l1d_rq_size 64
l1d_wq_size 64
l1d_pq_size 32
l1d_mshr_size 16
l1d_latency 4
l2c_size 256
l2c_set 512
l2c_way 8
l2c_rq_size 32
l2c_wq_size 32
l2c_pq_size 16
l2c_mshr_size 32
l2c_latency 10
llc_size 8192
llc_set 8192
llc_way 16
llc_rq_size 128
llc_wq_size 128
llc_pq_size 128
llc_mshr_size 256
llc_latency 20
dram_channel_width 8
dram_wq_size 64
dram_rq_size 64
tRP 15
tRCD 15
tCAS 12.5
dram_dbus_turn_around_time 30
dram_write_high_wm 56
dram_write_low_wm 48
min_dram_writes_per_switch 16
dram_mtps 2400
dram_dbus_return_time 13
Warmup complete CPU 0 instructions: 255217 cycles: 87603 (Simulation time: 0 hr 0 min 3 sec)
Warmup complete CPU 1 instructions: 279214 cycles: 87603 (Simulation time: 0 hr 0 min 3 sec)
Warmup complete CPU 2 instructions: 197294 cycles: 87603 (Simulation time: 0 hr 0 min 3 sec)
Warmup complete CPU 3 instructions: 100001 cycles: 87603 (Simulation time: 0 hr 0 min 3 sec)
Heartbeat CPU 0 instructions: 1000001 cycles: 1050520 heartbeat IPC: 0.95191 cumulative IPC: 0.77347 (Simulation time: 0 hr 0 min 23 sec)
Finished CPU 0 instructions: 1000000 cycles: 1296763 cumulative IPC: 0.77115 (Simulation time: 0 hr 0 min 31 sec)
Heartbeat CPU 2 instructions: 1000000 cycles: 1731713 heartbeat IPC: 0.57746 cumulative IPC: 0.48823 (Simulation time: 0 hr 0 min 40 sec)
Finished CPU 2 instructions: 1000018 cycles: 1961907 cumulative IPC: 0.50972 (Simulation time: 0 hr 0 min 49 sec)
Heartbeat CPU 1 instructions: 1000008 cycles: 2116338 heartbeat IPC: 0.47252 cumulative IPC: 0.35529 (Simulation time: 0 hr 0 min 51 sec)
Heartbeat CPU 0 instructions: 2000004 cycles: 2349326 heartbeat IPC: 0.76994 cumulative IPC: 0.77144 (Simulation time: 0 hr 0 min 58 sec)
Finished CPU 1 instructions: 1000000 cycles: 2839304 cumulative IPC: 0.35220 (Simulation time: 0 hr 1 min 16 sec)
Heartbeat CPU 3 instructions: 1000002 cycles: 3169341 heartbeat IPC: 0.31552 cumulative IPC: 0.29204 (Simulation time: 0 hr 1 min 23 sec)
Finished CPU 3 instructions: 1000003 cycles: 3416514 cumulative IPC: 0.29270 (Simulation time: 0 hr 1 min 34 sec)
ChampSim completed all CPUs
Total Simulation Statistics (not including warmup)
CPU 0 cumulative IPC: 0.76735 instructions: 2621677 cycles: 3416514
Core_0_L1D_total_access 693120
Core_0_L1D_total_hit 663579
Core_0_L1D_total_miss 29541
Core_0_L1D_loads 604329
Core_0_L1D_load_hit 581702
Core_0_L1D_load_miss 22627
Core_0_L1D_RFOs 88791
Core_0_L1D_RFO_hit 81877
Core_0_L1D_RFO_miss 6914
Core_0_L1D_prefetches 0
Core_0_L1D_prefetch_hit 0
Core_0_L1D_prefetch_miss 0
Core_0_L1D_writebacks 0
Core_0_L1D_writeback_hit 0
Core_0_L1D_writeback_miss 0
Core_0_L1I_total_access 449300
Core_0_L1I_total_hit 449300
Core_0_L1I_total_miss 0
Core_0_L1I_loads 449300
Core_0_L1I_load_hit 449300
Core_0_L1I_load_miss 0
Core_0_L1I_RFOs 0
Core_0_L1I_RFO_hit 0
Core_0_L1I_RFO_miss 0
Core_0_L1I_prefetches 0
Core_0_L1I_prefetch_hit 0
Core_0_L1I_prefetch_miss 0
Core_0_L1I_writebacks 0
Core_0_L1I_writeback_hit 0
Core_0_L1I_writeback_miss 0
Core_0_L2C_total_access 39020
Core_0_L2C_total_hit 24344
Core_0_L2C_total_miss 14676
Core_0_L2C_loads 22627
Core_0_L2C_load_hit 10312
Core_0_L2C_load_miss 12315
Core_0_L2C_RFOs 6913
Core_0_L2C_RFO_hit 4552
Core_0_L2C_RFO_miss 2361
Core_0_L2C_prefetches 0
Core_0_L2C_prefetch_hit 0
Core_0_L2C_prefetch_miss 0
Core_0_L2C_writebacks 9480
Core_0_L2C_writeback_hit 9480
Core_0_L2C_writeback_miss 0
Core_0_LLC_total_access 16658
Core_0_LLC_total_hit 1986
Core_0_LLC_total_miss 14672
Core_0_LLC_loads 12315
Core_0_LLC_load_hit 3
Core_0_LLC_load_miss 12312
Core_0_LLC_RFOs 2361
Core_0_LLC_RFO_hit 1
Core_0_LLC_RFO_miss 2360
Core_0_LLC_prefetches 0
Core_0_LLC_prefetch_hit 0
Core_0_LLC_prefetch_miss 0
Core_0_LLC_writebacks 1982
Core_0_LLC_writeback_hit 1982
Core_0_LLC_writeback_miss 0
CPU 1 cumulative IPC: 0.35447 instructions: 1211067 cycles: 3416514
Core_1_L1D_total_access 412376
Core_1_L1D_total_hit 384786
Core_1_L1D_total_miss 27590
Core_1_L1D_loads 146662
Core_1_L1D_load_hit 119094
Core_1_L1D_load_miss 27568
Core_1_L1D_RFOs 265714
Core_1_L1D_RFO_hit 265692
Core_1_L1D_RFO_miss 22
Core_1_L1D_prefetches 0
Core_1_L1D_prefetch_hit 0
Core_1_L1D_prefetch_miss 0
Core_1_L1D_writebacks 0
Core_1_L1D_writeback_hit 0
Core_1_L1D_writeback_miss 0
Core_1_L1I_total_access 218506
Core_1_L1I_total_hit 218506
Core_1_L1I_total_miss 0
Core_1_L1I_loads 218506
Core_1_L1I_load_hit 218506
Core_1_L1I_load_miss 0
Core_1_L1I_RFOs 0
Core_1_L1I_RFO_hit 0
Core_1_L1I_RFO_miss 0
Core_1_L1I_prefetches 0
Core_1_L1I_prefetch_hit 0
Core_1_L1I_prefetch_miss 0
Core_1_L1I_writebacks 0
Core_1_L1I_writeback_hit 0
Core_1_L1I_writeback_miss 0
Core_1_L2C_total_access 39923
Core_1_L2C_total_hit 13336
Core_1_L2C_total_miss 26587
Core_1_L2C_loads 27531
Core_1_L2C_load_hit 988
Core_1_L2C_load_miss 26543
Core_1_L2C_RFOs 22
Core_1_L2C_RFO_hit 22
Core_1_L2C_RFO_miss 0
Core_1_L2C_prefetches 0
Core_1_L2C_prefetch_hit 0
Core_1_L2C_prefetch_miss 0
Core_1_L2C_writebacks 12370
Core_1_L2C_writeback_hit 12326
Core_1_L2C_writeback_miss 44
Core_1_LLC_total_access 36707
Core_1_LLC_total_hit 10303
Core_1_LLC_total_miss 26404
Core_1_LLC_loads 26543
Core_1_LLC_load_hit 139
Core_1_LLC_load_miss 26404
Core_1_LLC_RFOs 0
Core_1_LLC_RFO_hit 0
Core_1_LLC_RFO_miss 0
Core_1_LLC_prefetches 0
Core_1_LLC_prefetch_hit 0
Core_1_LLC_prefetch_miss 0
Core_1_LLC_writebacks 10164
Core_1_LLC_writeback_hit 10164
Core_1_LLC_writeback_miss 0
CPU 2 cumulative IPC: 0.49474 instructions: 1690270 cycles: 3416514
Core_2_L1D_total_access 811764
Core_2_L1D_total_hit 801311
Core_2_L1D_total_miss 10453
Core_2_L1D_loads 545637
Core_2_L1D_load_hit 536024
Core_2_L1D_load_miss 9613
Core_2_L1D_RFOs 266127
Core_2_L1D_RFO_hit 265287
Core_2_L1D_RFO_miss 840
Core_2_L1D_prefetches 0
Core_2_L1D_prefetch_hit 0
Core_2_L1D_prefetch_miss 0
Core_2_L1D_writebacks 0
Core_2_L1D_writeback_hit 0
Core_2_L1D_writeback_miss 0
Core_2_L1I_total_access 385559
Core_2_L1I_total_hit 385559
Core_2_L1I_total_miss 0
Core_2_L1I_loads 385559
Core_2_L1I_load_hit 385559
Core_2_L1I_load_miss 0
Core_2_L1I_RFOs 0
Core_2_L1I_RFO_hit 0
Core_2_L1I_RFO_miss 0
Core_2_L1I_prefetches 0
Core_2_L1I_prefetch_hit 0
Core_2_L1I_prefetch_miss 0
Core_2_L1I_writebacks 0
Core_2_L1I_writeback_hit 0
Core_2_L1I_writeback_miss 0
Core_2_L2C_total_access 11398
Core_2_L2C_total_hit 5930
Core_2_L2C_total_miss 5468
Core_2_L2C_loads 9613
Core_2_L2C_load_hit 4985
Core_2_L2C_load_miss 4628
Core_2_L2C_RFOs 840
Core_2_L2C_RFO_hit 0
Core_2_L2C_RFO_miss 840
Core_2_L2C_prefetches 0
Core_2_L2C_prefetch_hit 0
Core_2_L2C_prefetch_miss 0
Core_2_L2C_writebacks 945
Core_2_L2C_writeback_hit 945
Core_2_L2C_writeback_miss 0
Core_2_LLC_total_access 5783
Core_2_LLC_total_hit 315
Core_2_LLC_total_miss 5468
Core_2_LLC_loads 4628
Core_2_LLC_load_hit 0
Core_2_LLC_load_miss 4628
Core_2_LLC_RFOs 840
Core_2_LLC_RFO_hit 0
Core_2_LLC_RFO_miss 840
Core_2_LLC_prefetches 0
Core_2_LLC_prefetch_hit 0
Core_2_LLC_prefetch_miss 0
Core_2_LLC_writebacks 315
Core_2_LLC_writeback_hit 315
Core_2_LLC_writeback_miss 0
CPU 3 cumulative IPC: 0.29270 instructions: 1000003 cycles: 3416514
Core_3_L1D_total_access 325651
Core_3_L1D_total_hit 318074
Core_3_L1D_total_miss 7577
Core_3_L1D_loads 188008
Core_3_L1D_load_hit 180548
Core_3_L1D_load_miss 7460
Core_3_L1D_RFOs 137643
Core_3_L1D_RFO_hit 137526
Core_3_L1D_RFO_miss 117
Core_3_L1D_prefetches 0
Core_3_L1D_prefetch_hit 0
Core_3_L1D_prefetch_miss 0
Core_3_L1D_writebacks 0
Core_3_L1D_writeback_hit 0
Core_3_L1D_writeback_miss 0
Core_3_L1I_total_access 210082
Core_3_L1I_total_hit 209810
Core_3_L1I_total_miss 272
Core_3_L1I_loads 210082
Core_3_L1I_load_hit 209810
Core_3_L1I_load_miss 272
Core_3_L1I_RFOs 0
Core_3_L1I_RFO_hit 0
Core_3_L1I_RFO_miss 0
Core_3_L1I_prefetches 0
Core_3_L1I_prefetch_hit 0
Core_3_L1I_prefetch_miss 0
Core_3_L1I_writebacks 0
Core_3_L1I_writeback_hit 0
Core_3_L1I_writeback_miss 0
Core_3_L2C_total_access 8318
Core_3_L2C_total_hit 1016
Core_3_L2C_total_miss 7302
Core_3_L2C_loads 7732
Core_3_L2C_load_hit 511
Core_3_L2C_load_miss 7221
Core_3_L2C_RFOs 117
Core_3_L2C_RFO_hit 41
Core_3_L2C_RFO_miss 76
Core_3_L2C_prefetches 0
Core_3_L2C_prefetch_hit 0
Core_3_L2C_prefetch_miss 0
Core_3_L2C_writebacks 469
Core_3_L2C_writeback_hit 464
Core_3_L2C_writeback_miss 5
Core_3_LLC_total_access 7487
Core_3_LLC_total_hit 253
Core_3_LLC_total_miss 7234
Core_3_LLC_loads 7221
Core_3_LLC_load_hit 61
Core_3_LLC_load_miss 7160
Core_3_LLC_RFOs 76
Core_3_LLC_RFO_hit 2
Core_3_LLC_RFO_miss 74
Core_3_LLC_prefetches 0
Core_3_LLC_prefetch_hit 0
Core_3_LLC_prefetch_miss 0
Core_3_LLC_writebacks 190
Core_3_LLC_writeback_hit 190
Core_3_LLC_writeback_miss 0
[ROI Statistics]
Core_0_instructions 1000000
Core_0_cycles 1296763
Core_0_IPC 0.77115
Core_0_branch_prediction_accuracy 99.05101
Core_0_branch_MPKI 0.23804
Core_0_average_ROB_occupancy_at_mispredict 218.86687
Core_0_L1D_total_access 265941
Core_0_L1D_total_hit 254487
Core_0_L1D_total_miss 11454
Core_0_L1D_total_overlap_miss 11454
Core_0_L1D_loads 232063
Core_0_L1D_load_hit 223290
Core_0_L1D_load_miss 8773
Core_0_L1D_RFOs 33878
Core_0_L1D_RFO_hit 31197
Core_0_L1D_RFO_miss 2681
Core_0_L1D_prefetches 0
Core_0_L1D_prefetch_hit 0
Core_0_L1D_prefetch_miss 0
Core_0_L1D_writebacks 0
Core_0_L1D_writeback_hit 0
Core_0_L1D_writeback_miss 0
Core_0_L1D_miss_rate 0.04307
Core_0_L1D_MPKI 11.45400
Core_0_L1D_demand_miss 11454
Core_0_L1D_prefetch_requested 0
Core_0_L1D_prefetch_issued 0
Core_0_L1D_prefetch_useful 0
Core_0_L1D_prefetch_useless 0
Core_0_L1D_prefetch_late 0
Core_0_L1D_average_miss_latency 329.51816
Core_0_L1D_active_cycles 3078962
Core_0_L1D_active_hit_cycles 1498223
Core_0_L1D_active_miss_cycles 2151841
Core_0_L1D_active_pure_miss_cycles 1580739
Core_0_L1D_active_hit_miss_overlap_cycles 571102
Core_0_L1D_total_pure_miss 10573
Core_0_L1D_pure_miss_rate 0.03976
Core_0_L1D_active_cycles_per_core 3078962
Core_0_L1D_active_hit_cycles_per_core 1498223
Core_0_L1D_active_miss_cycles_per_core 2151841
Core_0_L1D_active_pure_miss_cycles_per_core 1580739
Core_0_L1D_hit_miss_overlap_cycles_per_core 571102
Core_0_L1D_camat_per_core 11.57761
Core_0_L1I_total_access 172016
Core_0_L1I_total_hit 172016
Core_0_L1I_total_miss 0
Core_0_L1I_total_overlap_miss 0
Core_0_L1I_loads 172016
Core_0_L1I_load_hit 172016
Core_0_L1I_load_miss 0
Core_0_L1I_RFOs 0
Core_0_L1I_RFO_hit 0
Core_0_L1I_RFO_miss 0
Core_0_L1I_prefetches 0
Core_0_L1I_prefetch_hit 0
Core_0_L1I_prefetch_miss 0
Core_0_L1I_writebacks 0
Core_0_L1I_writeback_hit 0
Core_0_L1I_writeback_miss 0
Core_0_L1I_miss_rate 0.00000
Core_0_L1I_MPKI 0.00000
Core_0_L1I_demand_miss 0
Core_0_L1I_prefetch_requested 0
Core_0_L1I_prefetch_issued 0
Core_0_L1I_prefetch_useful 0
Core_0_L1I_prefetch_useless 0
Core_0_L1I_prefetch_late 0
Core_0_L1I_average_miss_latency -nan
Core_0_L1I_active_cycles 617988
Core_0_L1I_active_hit_cycles 617988
Core_0_L1I_active_miss_cycles 0
Core_0_L1I_active_pure_miss_cycles 0
Core_0_L1I_active_hit_miss_overlap_cycles 0
Core_0_L1I_total_pure_miss 0
Core_0_L1I_pure_miss_rate 0.00000
Core_0_L1I_active_cycles_per_core 617988
Core_0_L1I_active_hit_cycles_per_core 617988
Core_0_L1I_active_miss_cycles_per_core 0
Core_0_L1I_active_pure_miss_cycles_per_core 0
Core_0_L1I_hit_miss_overlap_cycles_per_core 0
Core_0_L1I_camat_per_core 3.59262
Core_0_L2C_total_access 15134
Core_0_L2C_total_hit 9493
Core_0_L2C_total_miss 5641
Core_0_L2C_total_overlap_miss 5641
Core_0_L2C_loads 8773
Core_0_L2C_load_hit 3998
Core_0_L2C_load_miss 4775
Core_0_L2C_RFOs 2681
Core_0_L2C_RFO_hit 1815
Core_0_L2C_RFO_miss 866
Core_0_L2C_prefetches 0
Core_0_L2C_prefetch_hit 0
Core_0_L2C_prefetch_miss 0
Core_0_L2C_writebacks 3680
Core_0_L2C_writeback_hit 3680
Core_0_L2C_writeback_miss 0
Core_0_L2C_miss_rate 0.37274
Core_0_L2C_MPKI 5.64100
Core_0_L2C_demand_miss 5641
Core_0_L2C_prefetch_requested 0
Core_0_L2C_prefetch_issued 0
Core_0_L2C_prefetch_useful 0
Core_0_L2C_prefetch_useless 0
Core_0_L2C_prefetch_late 0
Core_0_L2C_average_miss_latency 594.92891
Core_0_L2C_active_cycles 2143788
Core_0_L2C_active_hit_cycles 369794
Core_0_L2C_active_miss_cycles 1911521
Core_0_L2C_active_pure_miss_cycles 1773994
Core_0_L2C_active_hit_miss_overlap_cycles 137527
Core_0_L2C_total_pure_miss 5641
Core_0_L2C_pure_miss_rate 0.37274
Core_0_L2C_active_cycles_per_core 2143788
Core_0_L2C_active_hit_cycles_per_core 369794
Core_0_L2C_active_miss_cycles_per_core 1911521
Core_0_L2C_active_pure_miss_cycles_per_core 1773994
Core_0_L2C_hit_miss_overlap_cycles_per_core 137527
Core_0_L2C_camat_per_core 141.65376
Core_0_LLC_total_access 6175
Core_0_LLC_total_hit 538
Core_0_LLC_total_miss 5637
Core_0_LLC_total_overlap_miss 5637
Core_0_LLC_loads 4775
Core_0_LLC_load_hit 3
Core_0_LLC_load_miss 4772
Core_0_LLC_RFOs 866
Core_0_LLC_RFO_hit 1
Core_0_LLC_RFO_miss 865
Core_0_LLC_prefetches 0
Core_0_LLC_prefetch_hit 0
Core_0_LLC_prefetch_miss 0
Core_0_LLC_writebacks 534
Core_0_LLC_writeback_hit 534
Core_0_LLC_writeback_miss 0
Core_0_LLC_miss_rate 0.91287
Core_0_LLC_MPKI 5.63700
Core_0_LLC_demand_miss 5637
Core_0_LLC_prefetch_requested 0
Core_0_LLC_prefetch_issued 0
Core_0_LLC_prefetch_useful 0
Core_0_LLC_prefetch_useless 0
Core_0_LLC_prefetch_late 0
Core_0_LLC_average_miss_latency 1823.74933
Core_0_LLC_active_cycles 3233304
Core_0_LLC_active_hit_cycles 975696
Core_0_LLC_active_miss_cycles 3129514
Core_0_LLC_active_pure_miss_cycles 2257608
Core_0_LLC_active_hit_miss_overlap_cycles 871906
Core_0_LLC_total_pure_miss 5637
Core_0_LLC_pure_miss_rate 0.91287
Core_0_LLC_active_cycles_per_core 1868328
Core_0_LLC_active_hit_cycles_per_core 303099
Core_0_LLC_active_miss_cycles_per_core 1728837
Core_0_LLC_active_pure_miss_cycles_per_core 1565229
Core_0_LLC_hit_miss_overlap_cycles_per_core 163608
Core_0_LLC_camat_per_core 302.56324
Core_0_major_page_fault 0
Core_0_minor_page_fault 299
Core_1_instructions 1000000
Core_1_cycles 2839304
Core_1_IPC 0.35220
Core_1_branch_prediction_accuracy 97.03189
Core_1_branch_MPKI 2.22617
Core_1_average_ROB_occupancy_at_mispredict 119.67819
Core_1_L1D_total_access 341193
Core_1_L1D_total_hit 318641
Core_1_L1D_total_miss 22552
Core_1_L1D_total_overlap_miss 22552
Core_1_L1D_loads 122104
Core_1_L1D_load_hit 99574
Core_1_L1D_load_miss 22530
Core_1_L1D_RFOs 219089
Core_1_L1D_RFO_hit 219067
Core_1_L1D_RFO_miss 22
Core_1_L1D_prefetches 0
Core_1_L1D_prefetch_hit 0
Core_1_L1D_prefetch_miss 0
Core_1_L1D_writebacks 0
Core_1_L1D_writeback_hit 0
Core_1_L1D_writeback_miss 0
Core_1_L1D_miss_rate 0.06610
Core_1_L1D_MPKI 22.55200
Core_1_L1D_demand_miss 22552
Core_1_L1D_prefetch_requested 0
Core_1_L1D_prefetch_issued 0
Core_1_L1D_prefetch_useful 0
Core_1_L1D_prefetch_useless 0
Core_1_L1D_prefetch_late 0
Core_1_L1D_average_miss_latency 284.44980
Core_1_L1D_active_cycles 3159899
Core_1_L1D_active_hit_cycles 680020
Core_1_L1D_active_miss_cycles 2736016
Core_1_L1D_active_pure_miss_cycles 2479879
Core_1_L1D_active_hit_miss_overlap_cycles 256137
Core_1_L1D_total_pure_miss 22348
Core_1_L1D_pure_miss_rate 0.06550
Core_1_L1D_active_cycles_per_core 3159899
Core_1_L1D_active_hit_cycles_per_core 680020
Core_1_L1D_active_miss_cycles_per_core 2736016
Core_1_L1D_active_pure_miss_cycles_per_core 2479879
Core_1_L1D_hit_miss_overlap_cycles_per_core 256137
Core_1_L1D_camat_per_core 9.26132
Core_1_L1I_total_access 179705
Core_1_L1I_total_hit 179705
Core_1_L1I_total_miss 0
Core_1_L1I_total_overlap_miss 0
Core_1_L1I_loads 179705
Core_1_L1I_load_hit 179705
Core_1_L1I_load_miss 0
Core_1_L1I_RFOs 0
Core_1_L1I_RFO_hit 0
Core_1_L1I_RFO_miss 0
Core_1_L1I_prefetches 0
Core_1_L1I_prefetch_hit 0
Core_1_L1I_prefetch_miss 0
Core_1_L1I_writebacks 0
Core_1_L1I_writeback_hit 0
Core_1_L1I_writeback_miss 0
Core_1_L1I_miss_rate 0.00000
Core_1_L1I_MPKI 0.00000
Core_1_L1I_demand_miss 0
Core_1_L1I_prefetch_requested 0
Core_1_L1I_prefetch_issued 0
Core_1_L1I_prefetch_useful 0
Core_1_L1I_prefetch_useless 0
Core_1_L1I_prefetch_late 0
Core_1_L1I_average_miss_latency -nan
Core_1_L1I_active_cycles 218383
Core_1_L1I_active_hit_cycles 218383
Core_1_L1I_active_miss_cycles 0
Core_1_L1I_active_pure_miss_cycles 0
Core_1_L1I_active_hit_miss_overlap_cycles 0
Core_1_L1I_total_pure_miss 0
Core_1_L1I_pure_miss_rate 0.00000
Core_1_L1I_active_cycles_per_core 218383
Core_1_L1I_active_hit_cycles_per_core 218383
Core_1_L1I_active_miss_cycles_per_core 0
Core_1_L1I_active_pure_miss_cycles_per_core 0
Core_1_L1I_hit_miss_overlap_cycles_per_core 0
Core_1_L1I_camat_per_core 1.21523
Core_1_L2C_total_access 32032
Core_1_L2C_total_hit 10371
Core_1_L2C_total_miss 21661
Core_1_L2C_total_overlap_miss 21625
Core_1_L2C_loads 22493
Core_1_L2C_load_hit 868
Core_1_L2C_load_miss 21625
Core_1_L2C_RFOs 22
Core_1_L2C_RFO_hit 22
Core_1_L2C_RFO_miss 0
Core_1_L2C_prefetches 0
Core_1_L2C_prefetch_hit 0
Core_1_L2C_prefetch_miss 0
Core_1_L2C_writebacks 9517
Core_1_L2C_writeback_hit 9481
Core_1_L2C_writeback_miss 36
Core_1_L2C_miss_rate 0.67623
Core_1_L2C_MPKI 21.66100
Core_1_L2C_demand_miss 21661
Core_1_L2C_prefetch_requested 0
Core_1_L2C_prefetch_issued 0
Core_1_L2C_prefetch_useful 0
Core_1_L2C_prefetch_useless 0
Core_1_L2C_prefetch_late 0
Core_1_L2C_average_miss_latency 267.90333
Core_1_L2C_active_cycles 2740202
Core_1_L2C_active_hit_cycles 461639
Core_1_L2C_active_miss_cycles 2577547
Core_1_L2C_active_pure_miss_cycles 2278563
Core_1_L2C_active_hit_miss_overlap_cycles 298984
Core_1_L2C_total_pure_miss 21538
Core_1_L2C_pure_miss_rate 0.67239
Core_1_L2C_active_cycles_per_core 2740202
Core_1_L2C_active_hit_cycles_per_core 461639
Core_1_L2C_active_miss_cycles_per_core 2577547
Core_1_L2C_active_pure_miss_cycles_per_core 2278563
Core_1_L2C_hit_miss_overlap_cycles_per_core 298984
Core_1_L2C_camat_per_core 85.54577
Core_1_LLC_total_access 29065
Core_1_LLC_total_hit 7523
Core_1_LLC_total_miss 21542
Core_1_LLC_total_overlap_miss 21542
Core_1_LLC_loads 21625
Core_1_LLC_load_hit 83
Core_1_LLC_load_miss 21542
Core_1_LLC_RFOs 0
Core_1_LLC_RFO_hit 0
Core_1_LLC_RFO_miss 0
Core_1_LLC_prefetches 0
Core_1_LLC_prefetch_hit 0
Core_1_LLC_prefetch_miss 0
Core_1_LLC_writebacks 7440
Core_1_LLC_writeback_hit 7440
Core_1_LLC_writeback_miss 0
Core_1_LLC_miss_rate 0.74117
Core_1_LLC_MPKI 21.54200
Core_1_LLC_demand_miss 21542
Core_1_LLC_prefetch_requested 0
Core_1_LLC_prefetch_issued 0
Core_1_LLC_prefetch_useful 0
Core_1_LLC_prefetch_useless 0
Core_1_LLC_prefetch_late 0
Core_1_LLC_average_miss_latency 477.22937
Core_1_LLC_active_cycles 3233304
Core_1_LLC_active_hit_cycles 975696
Core_1_LLC_active_miss_cycles 3129514
Core_1_LLC_active_pure_miss_cycles 2257608
Core_1_LLC_active_hit_miss_overlap_cycles 871906
Core_1_LLC_total_pure_miss 21542
Core_1_LLC_pure_miss_rate 0.74117
Core_1_LLC_active_cycles_per_core 2556857
Core_1_LLC_active_hit_cycles_per_core 534205
Core_1_LLC_active_miss_cycles_per_core 2285789
Core_1_LLC_active_pure_miss_cycles_per_core 2022652
Core_1_LLC_hit_miss_overlap_cycles_per_core 263137
Core_1_LLC_camat_per_core 87.97031
Core_1_major_page_fault 0
Core_1_minor_page_fault 2692
Core_2_instructions 1000018
Core_2_cycles 1961907
Core_2_IPC 0.50972
Core_2_branch_prediction_accuracy 98.67608
Core_2_branch_MPKI 0.00839
Core_2_average_ROB_occupancy_at_mispredict 213.73333
Core_2_L1D_total_access 480083
Core_2_L1D_total_hit 473892
Core_2_L1D_total_miss 6191
Core_2_L1D_total_overlap_miss 6191
Core_2_L1D_loads 322670
Core_2_L1D_load_hit 316977
Core_2_L1D_load_miss 5693
Core_2_L1D_RFOs 157413
Core_2_L1D_RFO_hit 156915
Core_2_L1D_RFO_miss 498
Core_2_L1D_prefetches 0
Core_2_L1D_prefetch_hit 0
Core_2_L1D_prefetch_miss 0
Core_2_L1D_writebacks 0
Core_2_L1D_writeback_hit 0
Core_2_L1D_writeback_miss 0
Core_2_L1D_miss_rate 0.01290
Core_2_L1D_MPKI 6.19100
Core_2_L1D_demand_miss 6191
Core_2_L1D_prefetch_requested 0
Core_2_L1D_prefetch_issued 0
Core_2_L1D_prefetch_useful 0
Core_2_L1D_prefetch_useless 0
Core_2_L1D_prefetch_late 0
Core_2_L1D_average_miss_latency 267.00129
Core_2_L1D_active_cycles 2572386
Core_2_L1D_active_hit_cycles 1910501
Core_2_L1D_active_miss_cycles 1010630
Core_2_L1D_active_pure_miss_cycles 661885
Core_2_L1D_active_hit_miss_overlap_cycles 348745
Core_2_L1D_total_pure_miss 5412
Core_2_L1D_pure_miss_rate 0.01127
Core_2_L1D_active_cycles_per_core 2572386
Core_2_L1D_active_hit_cycles_per_core 1910501
Core_2_L1D_active_miss_cycles_per_core 1010630
Core_2_L1D_active_pure_miss_cycles_per_core 661885
Core_2_L1D_hit_miss_overlap_cycles_per_core 348745
Core_2_L1D_camat_per_core 5.35821
Core_2_L1I_total_access 228135
Core_2_L1I_total_hit 228135
Core_2_L1I_total_miss 0
Core_2_L1I_total_overlap_miss 0
Core_2_L1I_loads 228135
Core_2_L1I_load_hit 228135
Core_2_L1I_load_miss 0
Core_2_L1I_RFOs 0
Core_2_L1I_RFO_hit 0
Core_2_L1I_RFO_miss 0
Core_2_L1I_prefetches 0
Core_2_L1I_prefetch_hit 0
Core_2_L1I_prefetch_miss 0
Core_2_L1I_writebacks 0
Core_2_L1I_writeback_hit 0
Core_2_L1I_writeback_miss 0
Core_2_L1I_miss_rate 0.00000
Core_2_L1I_MPKI 0.00000
Core_2_L1I_demand_miss 0
Core_2_L1I_prefetch_requested 0
Core_2_L1I_prefetch_issued 0
Core_2_L1I_prefetch_useful 0
Core_2_L1I_prefetch_useless 0
Core_2_L1I_prefetch_late 0
Core_2_L1I_average_miss_latency -nan
Core_2_L1I_active_cycles 527677
Core_2_L1I_active_hit_cycles 527677
Core_2_L1I_active_miss_cycles 0
Core_2_L1I_active_pure_miss_cycles 0
Core_2_L1I_active_hit_miss_overlap_cycles 0
Core_2_L1I_total_pure_miss 0
Core_2_L1I_pure_miss_rate 0.00000
Core_2_L1I_active_cycles_per_core 527677
Core_2_L1I_active_hit_cycles_per_core 527677
Core_2_L1I_active_miss_cycles_per_core 0
Core_2_L1I_active_pure_miss_cycles_per_core 0
Core_2_L1I_hit_miss_overlap_cycles_per_core 0
Core_2_L1I_camat_per_core 2.31300
Core_2_L2C_total_access 6756
Core_2_L2C_total_hit 3516
Core_2_L2C_total_miss 3240
Core_2_L2C_total_overlap_miss 3240
Core_2_L2C_loads 5693
Core_2_L2C_load_hit 2951
Core_2_L2C_load_miss 2742
Core_2_L2C_RFOs 498
Core_2_L2C_RFO_hit 0
Core_2_L2C_RFO_miss 498
Core_2_L2C_prefetches 0
Core_2_L2C_prefetch_hit 0
Core_2_L2C_prefetch_miss 0
Core_2_L2C_writebacks 565
Core_2_L2C_writeback_hit 565
Core_2_L2C_writeback_miss 0
Core_2_L2C_miss_rate 0.47957
Core_2_L2C_MPKI 3.24000
Core_2_L2C_demand_miss 3240
Core_2_L2C_prefetch_requested 0
Core_2_L2C_prefetch_issued 0
Core_2_L2C_prefetch_useful 0
Core_2_L2C_prefetch_useless 0
Core_2_L2C_prefetch_late 0
Core_2_L2C_average_miss_latency 430.71790
Core_2_L2C_active_cycles 984354
Core_2_L2C_active_hit_cycles 141355
Core_2_L2C_active_miss_cycles 903904
Core_2_L2C_active_pure_miss_cycles 842999
Core_2_L2C_active_hit_miss_overlap_cycles 60905
Core_2_L2C_total_pure_miss 3206
Core_2_L2C_pure_miss_rate 0.47454
Core_2_L2C_active_cycles_per_core 984354
Core_2_L2C_active_hit_cycles_per_core 141355
Core_2_L2C_active_miss_cycles_per_core 903904
Core_2_L2C_active_pure_miss_cycles_per_core 842999
Core_2_L2C_hit_miss_overlap_cycles_per_core 60905
Core_2_L2C_camat_per_core 145.70071
Core_2_LLC_total_access 3329
Core_2_LLC_total_hit 89
Core_2_LLC_total_miss 3240
Core_2_LLC_total_overlap_miss 3240
Core_2_LLC_loads 2742
Core_2_LLC_load_hit 0
Core_2_LLC_load_miss 2742
Core_2_LLC_RFOs 498
Core_2_LLC_RFO_hit 0
Core_2_LLC_RFO_miss 498
Core_2_LLC_prefetches 0
Core_2_LLC_prefetch_hit 0
Core_2_LLC_prefetch_miss 0
Core_2_LLC_writebacks 89
Core_2_LLC_writeback_hit 89
Core_2_LLC_writeback_miss 0
Core_2_LLC_miss_rate 0.97327
Core_2_LLC_MPKI 3.24000
Core_2_LLC_demand_miss 3240
Core_2_LLC_prefetch_requested 0
Core_2_LLC_prefetch_issued 0
Core_2_LLC_prefetch_useful 0
Core_2_LLC_prefetch_useless 0
Core_2_LLC_prefetch_late 0
Core_2_LLC_average_miss_latency 3172.98611
Core_2_LLC_active_cycles 3233304
Core_2_LLC_active_hit_cycles 975696
Core_2_LLC_active_miss_cycles 3129514
Core_2_LLC_active_pure_miss_cycles 2257608
Core_2_LLC_active_hit_miss_overlap_cycles 871906
Core_2_LLC_total_pure_miss 3240
Core_2_LLC_pure_miss_rate 0.97327
Core_2_LLC_active_cycles_per_core 857252
Core_2_LLC_active_hit_cycles_per_core 97319
Core_2_LLC_active_miss_cycles_per_core 783301
Core_2_LLC_active_pure_miss_cycles_per_core 759933
Core_2_LLC_hit_miss_overlap_cycles_per_core 23368
Core_2_LLC_camat_per_core 257.51036
Core_2_major_page_fault 0
Core_2_minor_page_fault 155
Core_3_instructions 1000003
Core_3_cycles 3416514
Core_3_IPC 0.29270
Core_3_branch_prediction_accuracy 95.34694
Core_3_branch_MPKI 8.51497
Core_3_average_ROB_occupancy_at_mispredict 90.30722
Core_3_L1D_total_access 325651
Core_3_L1D_total_hit 318074
Core_3_L1D_total_miss 7577
Core_3_L1D_total_overlap_miss 7577
Core_3_L1D_loads 188008
Core_3_L1D_load_hit 180548
Core_3_L1D_load_miss 7460
Core_3_L1D_RFOs 137643
Core_3_L1D_RFO_hit 137526
Core_3_L1D_RFO_miss 117
Core_3_L1D_prefetches 0
Core_3_L1D_prefetch_hit 0
Core_3_L1D_prefetch_miss 0
Core_3_L1D_writebacks 0
Core_3_L1D_writeback_hit 0
Core_3_L1D_writeback_miss 0
Core_3_L1D_miss_rate 0.02327
Core_3_L1D_MPKI 7.57700
Core_3_L1D_demand_miss 7577
Core_3_L1D_prefetch_requested 0
Core_3_L1D_prefetch_issued 0
Core_3_L1D_prefetch_useful 0
Core_3_L1D_prefetch_useless 0
Core_3_L1D_prefetch_late 0
Core_3_L1D_average_miss_latency 207.09502
Core_3_L1D_active_cycles 2419248
Core_3_L1D_active_hit_cycles 1065892
Core_3_L1D_active_miss_cycles 1490655
Core_3_L1D_active_pure_miss_cycles 1353356
Core_3_L1D_active_hit_miss_overlap_cycles 137299
Core_3_L1D_total_pure_miss 7575
Core_3_L1D_pure_miss_rate 0.02326
Core_3_L1D_active_cycles_per_core 2419248
Core_3_L1D_active_hit_cycles_per_core 1065892
Core_3_L1D_active_miss_cycles_per_core 1490655
Core_3_L1D_active_pure_miss_cycles_per_core 1353356
Core_3_L1D_hit_miss_overlap_cycles_per_core 137299
Core_3_L1D_camat_per_core 7.42896
Core_3_L1I_total_access 210082
Core_3_L1I_total_hit 209810
Core_3_L1I_total_miss 272
Core_3_L1I_total_overlap_miss 272
Core_3_L1I_loads 210082
Core_3_L1I_load_hit 209810
Core_3_L1I_load_miss 272
Core_3_L1I_RFOs 0
Core_3_L1I_RFO_hit 0
Core_3_L1I_RFO_miss 0
Core_3_L1I_prefetches 0
Core_3_L1I_prefetch_hit 0
Core_3_L1I_prefetch_miss 0
Core_3_L1I_writebacks 0
Core_3_L1I_writeback_hit 0
Core_3_L1I_writeback_miss 0
Core_3_L1I_miss_rate 0.00129
Core_3_L1I_MPKI 0.27200
Core_3_L1I_demand_miss 272
Core_3_L1I_prefetch_requested 0
Core_3_L1I_prefetch_issued 0
Core_3_L1I_prefetch_useful 0
Core_3_L1I_prefetch_useless 0
Core_3_L1I_prefetch_late 0
Core_3_L1I_average_miss_latency 124.93382
Core_3_L1I_active_cycles 253914
Core_3_L1I_active_hit_cycles 229274
Core_3_L1I_active_miss_cycles 25403
Core_3_L1I_active_pure_miss_cycles 24640
Core_3_L1I_active_hit_miss_overlap_cycles 763
Core_3_L1I_total_pure_miss 263
Core_3_L1I_pure_miss_rate 0.00125
Core_3_L1I_active_cycles_per_core 253914
Core_3_L1I_active_hit_cycles_per_core 229274
Core_3_L1I_active_miss_cycles_per_core 25403
Core_3_L1I_active_pure_miss_cycles_per_core 24640
Core_3_L1I_hit_miss_overlap_cycles_per_core 763
Core_3_L1I_camat_per_core 1.20864
Core_3_L2C_total_access 8318
Core_3_L2C_total_hit 1016
Core_3_L2C_total_miss 7302
Core_3_L2C_total_overlap_miss 7297
Core_3_L2C_loads 7732
Core_3_L2C_load_hit 511
Core_3_L2C_load_miss 7221