Skip to content

Actions: SpinalHDL/VexRiscv

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
94 workflow runs
94 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Perf counters
Scala CI #301: Pull request #388 synchronize by jjjt-git
February 29, 2024 14:39 41m 21s jjjt-git:perf_counters
February 29, 2024 14:39 41m 21s
watchpoint improved
Scala CI #299: Commit a947210 pushed by Dolu1990
February 28, 2024 11:29 10m 5s watchpoint
February 28, 2024 11:29 10m 5s
v1
Scala CI #298: Commit 8b41101 pushed by Dolu1990
February 27, 2024 13:51 10m 44s watchpoint
February 27, 2024 13:51 10m 44s
litex add missing u in misa
Scala CI #297: Commit 3799ebf pushed by Dolu1990
February 14, 2024 10:18 35m 52s dev
dev
February 14, 2024 10:18 35m 52s
litex smp add resetVector argument
Scala CI #296: Commit 3c191b1 pushed by Dolu1990
February 13, 2024 10:20 35m 48s dev
dev
February 13, 2024 10:20 35m 48s
Litex smp add jtagTap option
Scala CI #295: Commit 0465422 pushed by Dolu1990
February 13, 2024 09:30 35m 48s dev
dev
February 13, 2024 09:30 35m 48s
Bring VexRiscvLitexSmpClusterOpenSbi sim back to a functional state
Scala CI #294: Commit 7d98033 pushed by Dolu1990
February 12, 2024 15:45 37m 55s dev
dev
February 12, 2024 15:45 37m 55s
Add missing scala test
Scala CI #293: Commit e77938a pushed by Dolu1990
February 12, 2024 15:44 37m 54s dev
dev
February 12, 2024 15:44 37m 54s
Scala 2.12 as default
Scala CI #292: Commit 8c87e5f pushed by Dolu1990
February 12, 2024 12:21 3m 17s dev
dev
February 12, 2024 12:21 3m 17s
Revert unwanted push IBusDBusCachedTightlyCoupledRam
Scala CI #291: Commit 2d501fb pushed by Dolu1990
February 12, 2024 11:47 5m 17s dev
dev
February 12, 2024 11:47 5m 17s
Perf counters
Scala CI #290: Pull request #388 synchronize by jjjt-git
February 6, 2024 16:05 33m 51s jjjt-git:perf_counters
February 6, 2024 16:05 33m 51s
Perf counters
Scala CI #289: Pull request #388 synchronize by jjjt-git
February 5, 2024 13:05 32m 3s jjjt-git:perf_counters
February 5, 2024 13:05 32m 3s
SpinalHDL 1.10.1
Scala CI #288: Commit fe5e6dd pushed by Dolu1990
February 1, 2024 09:34 41m 28s master
February 1, 2024 09:34 41m 28s
Perf counters
Scala CI #287: Pull request #388 opened by jjjt-git
January 31, 2024 16:41 4m 38s jjjt-git:perf_counters
January 31, 2024 16:41 4m 38s
VexRiscvBmbGenerator now export IBusDBusCachedTightlyCoupledRam
Scala CI #286: Commit 7723afc pushed by Dolu1990
January 31, 2024 10:48 11m 6s dev
dev
January 31, 2024 10:48 11m 6s
SpinalHDL 1.10.0
Scala CI #285: Commit 0effdec pushed by Dolu1990
January 4, 2024 09:11 42m 20s master
January 4, 2024 09:11 42m 20s
Merge pull request #386 from davine47/add-mill
Scala CI #284: Commit 35e5f4c pushed by Dolu1990
December 21, 2023 19:13 46m 42s master
December 21, 2023 19:13 46m 42s
Add mill to compile and test VexRiscv
Scala CI #283: Pull request #386 opened by davine47
December 21, 2023 18:15 41m 16s davine47:add-mill
December 21, 2023 18:15 41m 16s
implement #373 IBusDBusCachedTightlyCoupledRam hexInit ramOffset args
Scala CI #282: Commit 7c6c7a6 pushed by Dolu1990
November 25, 2023 13:17 41m 57s master
November 25, 2023 13:17 41m 57s
implement #373 IBusDBusCachedTightlyCoupledRam hexInit ramOffset args
Scala CI #281: Commit 0347173 pushed by Dolu1990
November 25, 2023 13:16 41m 1s dev
dev
November 25, 2023 13:16 41m 1s
Merge pull request #378 from lschuermann/pmp-napot-rename
Scala CI #280: Commit b6118e5 pushed by Dolu1990
November 14, 2023 11:40 53m 44s master
November 14, 2023 11:40 53m 44s
Merge branch 'master' into dev
Scala CI #279: Commit 6734c7b pushed by Dolu1990
November 14, 2023 10:37 45m 38s dev
dev
November 14, 2023 10:37 45m 38s
fix #376 Uncached dbus ahb, add option to ensure no combinatorial loop
Scala CI #278: Commit 940fb50 pushed by Dolu1990
November 14, 2023 10:36 53m 17s master
November 14, 2023 10:36 53m 17s
Merge pull request #377 from Tectu/feature/fix-jtag
Scala CI #276: Commit 1849aa4 pushed by Dolu1990
November 13, 2023 08:02 43m 53s master
November 13, 2023 08:02 43m 53s