Skip to content

Latest commit

 

History

History
60 lines (32 loc) · 1.12 KB

todo.md

File metadata and controls

60 lines (32 loc) · 1.12 KB

Todo List

RTL

  • ALU

    • SLTU[.w] optimisation / reuse adder circuit

  • PMP Implementation

  • Trace

  • Debug

  • Performance Optmisations

    • c.add, c.ld/w/h/b[u] fusion.

  • Timing Optimisations

    • CFU target_addr, target_lhs, alu_lhs path.

  • Energy Optimisations

    • High halves of operand registers.

    • Register file sign extension bits.

  • CCX: Re-arrange interconnect so that arbiters are connected directly to core interfaces, so only one router and one arbiter is needed, rather than 4 arbiters and two routers.

  • User mode

    • Internal reg bits to store current operating mode.

    • MPP bit updating on a trap.

    • UXL bits of mstatus

    • MPRV bits of mstatus.

      • Routing to load/store unit and eventually to PMP.

    • TW bit of mstatus functionality. Timeout wait.

    • Distinguish user mode accesses to CSRs

    • Verif designer assertions.

Verif

  • csrw mcycle
  • csrw minstret
  • Re-enable pc_fwd riscv-formal check
  • Re-enable liveness riscv-formal check