Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

ART: Implement "Zbs" extension instructions in the Riscv64Assembler. #127

Open
enh-google opened this issue Dec 6, 2023 · 2 comments
Open
Assignees
Labels
compiler-optimization Performance or binary size improvements using compiler techniques

Comments

@enh-google
Copy link
Collaborator

This is low priority. These instructions could be used to simplify certain instruction sequences but those simplifications have not been done on arm/arm64 yet anyway (despite having more powerful bit field manipulation instructions there).

OTOH, "Zbs" is part of RVA22, so we should support it in assembler and disassembler.

@prashanthswami prashanthswami added the compiler-optimization Performance or binary size improvements using compiler techniques label Feb 24, 2024
@samogongik
Copy link

Hello, @enh-google !
Could you please assign this issue to me?

@samogongik
Copy link

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
compiler-optimization Performance or binary size improvements using compiler techniques
Projects
None yet
Development

No branches or pull requests

3 participants