Riscv Core(under development) ======================= IMPORTANT This repository is NOT A SELF-RUNNING repository. The right way to open it is use ysyx-framework Usage To generate Verilog: make verilog TODO List pls see ysyx-framework