Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add documentation on updating the plugin manually #326

Merged
merged 3 commits into from
Jun 28, 2022

Conversation

rkapuscik
Copy link
Contributor

This PR adds instructions on how to update systemverilog-plugin manually using the release from plugin integration repository. It should then be available inside the f4pga flow.

Rafal Kapuscik added 2 commits June 21, 2022 14:21
@umarcor
Copy link
Contributor

umarcor commented Jun 21, 2022

See #299.

Copy link
Member

@tgorochowik tgorochowik left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Let's merge this as using a recent version of the SV plugin is important for BYU students at this moment. We can then expand this doc to cover other areas as @umarcor suggested in his issue.

The easiest way to get the plugin itself is indeed through it's releases page, it's linked statically so I think skipping conda in this case makes sense. LGTM.

@tgorochowik tgorochowik merged commit 6981be3 into chipsalliance:main Jun 28, 2022
@umarcor umarcor deleted the systemverilogplugin-nightly branch June 29, 2022 08:27
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants