Skip to content

Commit

Permalink
Update readme.
Browse files Browse the repository at this point in the history
  • Loading branch information
Dirbaio committed Oct 27, 2024
1 parent 6732b5b commit 6adc0a7
Showing 1 changed file with 4 additions and 10 deletions.
14 changes: 4 additions & 10 deletions README.md
Original file line number Diff line number Diff line change
Expand Up @@ -6,14 +6,13 @@
- Integrating "transforms" in the generation process
- New workflow for storing register definitions in standalone YAML files.

## Example
## PACs using chiptool

Tested with the RP2040 SVD. Other SVDs might not work quite right yet.

- svd: https://github.com/Dirbaio/svd2rust/blob/master/svd/rp2040.svd
- yaml: https://github.com/Dirbaio/svd2rust/blob/master/svd/rp2040.yaml
- repo: https://github.com/Dirbaio/rp2040-pac/settings
- docs: https://dirbaio.github.io/rp2040-pac/rp2040_pac/index.html
- https://github.com/embassy-rs/rp-pac
- https://github.com/embassy-rs/nrf-pac
- https://github.com/embassy-rs/stm32-data

## Installation

Expand Down Expand Up @@ -224,11 +223,6 @@ This generates the same assembly code as original svd2rust when optimizations ar

## To-Do

Missing features:

- Clusters in input SVD file
- registers with bit width other than 32

Nice to have features:

- More transforms (deletes, renames, move entire module...)
Expand Down

0 comments on commit 6adc0a7

Please sign in to comment.