This minor release updates the following:
- Unifies all demos to use the same scripts (run_compile and run_sim)
- Adds some flags to the vsim call for VHDL projects. Without the flags some VHDL projects would issue warnings that caused the simulation to have errors.
- Adds VHDL version of the ROM for the display demo
- Adds new troubleshooting issue to the tutorials