Skip to content
Chisel IP Contribution Tests

UART: fix spurios character on some FPGAs after config #65

Sign in to view logs

UART: fix spurios character on some FPGAs after config

UART: fix spurios character on some FPGAs after config #65

Run time

Learn about OS pricing on GitHub Actions
Job Run time
Documentation and Formatting
1m 4s
test
2m 48s
3m 52s