Skip to content

Commit

Permalink
Update lowrisc_ibex to lowRISC/cheriot-ibex@4bca0614
Browse files Browse the repository at this point in the history
Update code from upstream repository
https://github.com/lowrisc/cheriot-ibex.git to revision
4bca0614d5fc5ecec606bd91c87b350d177d53ea

* Nix formatting (Marno van der Maas)
* Feed RV32M through ibexc_top_tracing/ibexc_top (Greg Chadwick)
* Switch to no bitmanip by default (Greg Chadwick)
* RV32B parameter now passed in ibexc_top (Marno van der Maas)
* Add UNOPTFLAT waiver to ibex_id_stage (Adrian Lees)
* Patched prim_arbiter.vlt file (Adrian Lees)
* Patch to add UNOPTFLAT waiver to prim_arbiter_ppc (Adrian Lees)
* [rtl] Fix ICache scramble key valid input (Greg Chadwick)
* [rtl] Enable use of ICache with ibexc_top (Greg Chadwick)
* [util] Update check_tool_requirements.py (Gary Guo)
* Update lowrisc_ip to lowRISC/opentitan@f235838a9e (Marno van der
  Maas)
* Added patch to remove alert prim from all group (Marno van der Maas)
* [vendor] Patch updated based on OpenTitan/36a2d3c (Marno van der
  Maas)
* [dv] Alter cov_merge.tcl patch so icache coverage collection works
  (Greg Chadwick)
* Add patch for lowrisc_ip (Harry Callahan)
* [vendor] Update patch file based on upstream OpenTitan (Marno van
  der Maas)
* Feed CHERI errors out to top module (Marno van der Maas)
* Remove prim alert from build (Marno van der Maas)
* Fix tracing (Marno van der Maas)
* Update two port RAM for Sonata (Marno van der Maas)
* Patch reading memory files taken from upstream (Marno van der Maas)
* Various Verilator lint patches (Marno van der Maas)
* Use ibexc_top since that is used in SAFE (Marno van der Maas)
* Add FPGA primitives (Marno van der Maas)
* Bump jinja2 from 3.1.4 to 3.1.5 in /dv/formal (dependabot[bot])
* Bump mako from 1.1.6 to 1.2.2 in /dv/formal (dependabot[bot])
* Formal verification flow for CHERIoT Ibex (mndstrmr)
* fixed typos in previous commit (cheri_regfile) (kliuMsft)
* fixed issue lowrisc/cheriot-ibex#59 (kliuMsft)
* added support for the new cap bounds encoding (implict T8) and the
  corresponding top-level parameter CheriCapIT8 (kliuMsft)
* Minor fixes in ibex_tracer for rv32 mode (kliuMsft)
* Add default parameters to fix build under Xcelium (Greg Chadwick)
* Update GitHub upload-artifact action to v4 (Nathaniel Wesley
  Filardo)
* minor sv style cleanup (kliuMsft)
* changes to align with ISA 1.0 release (kliuMsft)
* Base correction only needs one bit (Marno van der Maas)
* fixed rvfi_rd_addr for c.srai64 and c.slli64 (kliuMsft)
* fixed bit extension instr decoding (issue lowrisc/cheriot-ibex#47)
  (kliuMsft)
* fixed decoder for illegal_reg_cheri/rv32e generation in the case of
  use_rs3 instructions (kliuMsft)
* PVIO needs 3 bit indexes not 4 (Marno van der Maas)
* cheri_ex_err_info flop signals weren't used (Marno van der Maas)
* added another yml (Nazerke Turtayeva)
* adding files (Nazerke Turtayeva)

Signed-off-by: Marno van der Maas <[email protected]>
  • Loading branch information
marnovandermaas committed Jan 23, 2025
1 parent 46497b7 commit 17dbf17
Show file tree
Hide file tree
Showing 69 changed files with 9,307 additions and 208 deletions.
2 changes: 1 addition & 1 deletion vendor/lowrisc_ibex.lock.hjson
Original file line number Diff line number Diff line change
Expand Up @@ -9,6 +9,6 @@
upstream:
{
url: https://github.com/lowrisc/cheriot-ibex.git
rev: adc4803d5d13cdf5a629b3f53fb4ce8d1ac38fe5
rev: 4bca0614d5fc5ecec606bd91c87b350d177d53ea
}
}
2 changes: 1 addition & 1 deletion vendor/lowrisc_ibex/.github/workflows/pr_trigger.yml
Original file line number Diff line number Diff line change
Expand Up @@ -19,7 +19,7 @@ jobs:
# so we just save the file needed to do the review
# in a context with proper access rights
- name: Upload event file as artifact
uses: actions/upload-artifact@v2
uses: actions/upload-artifact@v4
with:
name: event.json
path: event.json
Empty file added vendor/lowrisc_ibex/.gitmodules
Empty file.
Loading

0 comments on commit 17dbf17

Please sign in to comment.