Skip to content

Commit

Permalink
Verilator unoptflat stop for rvfi_rd_addr
Browse files Browse the repository at this point in the history
This is introduced upstream and mainly indicates that Verilator cannot
simulate this efficiently. Functionality is fine though.
  • Loading branch information
marnovandermaas committed Jan 23, 2025
1 parent 6f279d7 commit 6e54069
Showing 1 changed file with 3 additions and 0 deletions.
3 changes: 3 additions & 0 deletions dv/verilator/sonata_verilator_lint.vlt
Original file line number Diff line number Diff line change
Expand Up @@ -90,6 +90,9 @@ lint_off -rule UNOPTFLAT -file "*/rtl/prim_fifo_async_simple.sv"
lint_off -rule UNOPTFLAT -file "*/rtl/prim_subreg_ext.sv"
lint_off -rule BLKSEQ -file "*/rtl/ibex_tracer.sv"

// Build warns of circular logic, but this is functioning correctly so it is safe to ignore.
lint_off -rule UNOPTFLAT -file "*/rtl/ibexc_top_tracing.sv" -match "*rvfi_rd_addr*"

// Bug seem in Verilator v5.020 where trace chandles produces a C++ compilation
// error (generated C++ doesn't currently specify a type an internal verilator
// function)
Expand Down

0 comments on commit 6e54069

Please sign in to comment.