Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

drivers: usb: udc: dwc3: initial implementation #84544

Draft
wants to merge 1 commit into
base: main
Choose a base branch
from

Conversation

josuah
Copy link
Collaborator

@josuah josuah commented Jan 25, 2025

Add support for Synopsys DWC3 core, with only BULK endpoints supported at the moment, as well as a few Lattice-specific quirks hardcoded, who use a core with a compatible API in one of its FPGA.

Dependencies:

A very similar core is implemented on a Lattice FPGA, for which everyone is able to build its own SoC for.
One example of SoC for this core is in a separate SDK whose content is not yet ready to be upstreamed (upcoming changes planned): https://github.com/tinyvision-ai-inc/tinyvision_zephyr_sdk

I still need to implement the "quirks" properly, taking the DWC2 as a template. So this is still a draft. However, comments are still welcome!

Add support for Synopsys DWC3 core, with only BULK endpoints supported at
the moment, as well as a few Lattice-specific quirks hardcoded, who use a
core with a compatible API in one of its FPGA.

Signed-off-by: Josuah Demangeon <[email protected]>
@josuah josuah marked this pull request as draft January 25, 2025 04:46
@zephyrbot zephyrbot added the area: USB Universal Serial Bus label Jan 25, 2025
@josuah josuah added area: Drivers Experimental Experimental features not enabled by default labels Jan 25, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
area: Drivers area: USB Universal Serial Bus Experimental Experimental features not enabled by default
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants