You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
This is a simple UART controller created in SystemVerilog. It was synthesized for the UPduino 3.0 development board (Lattice ICE40 FPGA), using the Radiant Software from Lattice.
I wrote a two part series of blog post describing the design process: